Biblio

Export 9 results:
Sort by:
Filters: Author is Y. Luo  [Clear All Filters]
2001
Solihin, Y., K. W. Cameron, Y. Luo, D. Lavenier, and M. Gokhale, "Mutable Functional Units and Their Applications on Microprocessors", Proceedings of the International Conference on Computer Design 2001 (ICCD 2001), pp. 234-239, September, 2001.
1999
Cameron, K. W., and Y. Luo, "Instruction-level Microprocessor Modeling of Scientific Applications", Proceedings of the Second International Symposium on High Performance Computing (ISHPC 99), pp. 29-41, May, 1999.
Sun, X. - H., K. W. Cameron, D. He, and Y. Luo, "A Memory-Centric Characterization of ASCI Applications Via A Combined Approach of Statistical and Empirical Analysis", Proceedings of the Ninth SIAM Conference on Parallel Processing for Scientific Computing (PPSC 1999), March, 1999.
Sun, X. - H., D. He, K. W. Cameron, and Y. Luo, "A Factorial Performance Evaluation for Hierarchical Memory Syst", Proceedings of the 13th International Parallel Processing Symposium (IPPS/SPDP 99), pp. 70-74, April, 1999.
Luo, Y., K. W. Cameron, and O. Lubeck, "Instruction-level Characterization of Computational Physics and Multimedia Applications Using Performance Counters", Proceedings of 2nd Workshop on Computer Architecture Evaluation Using Commercial Workloads (CAECW), pp. 12, 1999.
Luo, Y., and K. W. Cameron, "Instruction-level Characterization of Scientific Computing Applications Using Hardware Performance Counters", Scientific, Engineering and Desktop Workloads of Workload Characterization: Methodology and Case Studies, Los Alamitos, CA, IEEE-CS Press, pp. 90-98, 1999.
Cameron, K. W., and Y. Luo, "Instruction-level Microprocessor Modeling of Scientific Applications", Lecture Notes in Computer Science 1615, New York, NY, Springer Verlag Publishers, pp. 29-41, 1999.
1998
Lubeck, O., A. Hoisie, F. Bassetti, K. W. Cameron, Y. Luo, and H. Wasserman, "ASCI Application Performance and the Impact of Commodity Processor Architectural Trends", Proceedings of the International Workshop on Innovative Architecture for Future Generation High-Performance Processors and Systems, October, 1998.